|
|||||||||||
|
What’s New Please take a moment review our site. It is all new as of March 2023. It describes all of our offerings, most of which were not described in the previous version of our site. These offerings are all designed to make you much more proficient and productive with Analog Verification if you are already engaged, or if not, to get you started quickly and without making common costly mistakes. We try to be informative and brief. 
Summit Lake, near Agnew Pass on the Pacific Crest Trail Analog Verification Analog verification, mixed-signal verification, AMS verification, DMS verification; many names for essentially the same thing: a process to assure that complex analog and mixed-signal systems work as expected when fabricated. Digital verification follows a process that is highly refined and heavily automated. The same cannot be said of most analog verification. Whereas digital verification is systematic and deliberate, analog verification tends toward being ad hoc and opportunistic. With the lack of synthesis in analog design it is essential to verify that the modeled functionality matches that of the corresponding schematic. Most people settle for writing models by hand, which is slow and tedious. They validate these models using existing schematic-based testbenches. Such testbenches are primarily designed to verify performance rather than function. They generally test only one mode and one setting, leaving all other modes and settings untested. This approach is expensive and fails to find many errors in both the models and the schematics. As such, errors that could easily be caught early do not get found until the chip is fabricated. Designer’s Guide
We appreciate the support Designer’s Guide provides with the tools. Because of their deep knowledge of verification, simulation, and modeling best practices, they’ve been able to help us make strategic decisions in verification, and help us debug a variety of accuracy and efficiency issues.
Lead verification engineer on a communications chip
Our company provides products that automate the analog verification process, making it much more efficient and effective. Specifically, our products are used to automate the creation and validation of block-level models of the analog section. Once validated, these models form the foundation for system- and chip-level verification. Our tools support both SystemVerilog and Verilog-AMS analog verification flows. If you are new to analog verification, we also offer consulting, training, and services to help you get started. Automation Models in Minutes, or MiM, accepts a simple functional spec sheet for individual blocks and generates a complete model of the block and an exhaustive fully autonomous testbench that validates the model against its schematic. Autonomous testbenches test every mode and setting of the model and give a simple pass/fail result without the need to examine a single waveform. They also test the assertions to assure that they will alert you to missing or invalid supplies and bias currents during system-level simulations. Model Validation
MiM has the only automated model vs. schematic comparison tool on the market.
Lead verification engineer
People generally underestimate the value of fully validated models. Without validation, models often represent what was intended rather than what was implemented. The result: simulations with models show the expected behavior and hide actual problems in the design. In addition, the act of validating models against their schematics exposes problems in the design of individual blocks much earlier when they are easier to recover from. Our experience indicates that roughly half the bugs in a typical mixed-signal design are found during model validation. Next Steps Navigate through the tabs on the left and view our videos to explore our offerings and please contact us if you have questions or would like to get started. |
|||||||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||||||
